Abstract -This brief presents AlGaN/GaN high electron mobility transistor (HEMT) devices with improved thermal and dc current-voltage (I-V) performance using a novel method of obtaining a distributed channel device, i.e., the total semiconductor area between the ohmic contacts comprise conducting and nonconducting regions. A novel oxygen (O 2 ) plasma treatment technique is used to realize the inactive or nonconducting regions. Multifinger devices with 1-mm gate periphery exhibit extremely low gate leakage currents below 0.2 µA/mm at a gate voltage of −20 V and an increase in the saturated output current by 14% at 20-V drain voltage. Moreover, performed dc I-V measurements at various ambient temperatures show that the proposed method not only increases the saturated output currents by over 10% for 1 × 100 µm 2 gate devices but also significantly reduces their knee walkout voltage from 6 to 3 V at 300 K. These results show that this device design approach can exploit further the potential of the GaN material system for transistor applications.
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I. INTRODUCTION
T ODAY'S state-of-the-art technology for efficient highpower radio frequency (RF) applications is based on gallium nitride (GaN) high electron mobility transistors (HEMTs) due to the superior properties of GaN: high electron mobility, high dielectric strength, high current density, and ability to work at high temperatures. However, the current GaN HEMT technology is thermally limited by device self-heating constraining the achievable saturated drain current densities, output powers, and degrading device reliability. For instance, for an increase in the channel temperature from room temperature to 187°C, the transconductance (g m ), cutoff frequencies ( f T / f max ), and the saturation current (I max ) fall by around 35% due to the reduced saturated electron velocity and mobility in the channel at the higher temperature [1] [3] , [4] . Additional methods include packaging [5] , [6] , liquid cooling [7] - [11] , and high thermal conductivity material incorporation in the device [12] . To date, however, thermal management through heat removal through substrate alone has proven to be inadequate for GaN technology, and so to advance the technology we need to think about ways to generate less heat in the first place.
Since the main heat spot in lateral AlGaN/GaN HEMTs is at the gate edge on the drain side [13] , it would, therefore, be most desirable to have the "cooling system" as close as possible to this region. In this regard, devices employing distributed gates (DG) have been proposed [14] - [16] . They use gate layouts with active and inactive regions along the width of the channel to achieve reduced channel temperatures. This approach was first used by Darwish et al. [14] by forming inactive regions along the gate through etching away the active layers. Asubar et al. [15] , on the other hand, used narrow (330 nm) etched trenches along the channel to reduce the thermal resistance and improve the dc characteristics. Another technique of fabricating DG devices was proposed by Lin et al. [16] , where the GaN layers were grown on Si substrate patterned with stripes of SiO 2 to achieve inactive and active regions along the device. Using these approaches, good improvement in the thermal performance of the devices was demonstrated [14] - [16] , but due to the dry etching, techniques required to realize the inactive gate regions, the gate leakage current was increased from 2.1 to 8.2 μA/mm at −10-V gate voltage for conventional and DG designs, respectively [16] . Thus, the overall electrical device performance was degraded offsetting the benefits in the thermal performance.
In this brief, we report a new approach to realize AlGaN/GaN HEMTs with distributed regions in which both the thermal and electrical device performances are improved. Specifically, a new planar isolation technique based on O 2 plasma is used to realize the inactive or nonconducting gate regions. Preliminary results using this approach were presented recently by Elksne et al. [17] , and this brief provides more details and results.
This brief is organized as follows. Section II describes the DG and channel design concept including basic simulations.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. A description of the O 2 planar isolation technique is also provided here. Section III describes the device details and the fabrication processes. Measurement results are given in Section IV including a discussion of these, and conclusion to the work is given in Section V.
II. DISTRIBUTED CHANNEL DESIGN

A. Distributed Gate and Channel Concept
In the proposed distributed channel AlGaN/GaN HEMT technology, the device comprises alternate conducting and nonconducting regions. The nonconducting regions are realized through an oxygen (O 2 ) plasma treatment technique which is understood to oxidize the nitride layers [18] - [20] , and in the work, this was done to completely deplete the 2-D electron gas (2-DEG) channel, as illustrated in Fig. 1 . As described in earlier work, the DGs or distributed channel improves heat dissipation in the device because current flow through the device is only via the active device areas where heat is generated (indicated as "hot" region) and the inactive device ("colder") regions where the heat can be dissipated leading to an overall reduced channel heating compared to a conventional device. For multifinger devices, the concept can be further extended so that the active regions corresponding to one finger are aligned with inactive regions of the neighboring fingers.
B. Simulated Channel Temperatures of Distributed Gate Devices
For further insight, the channel temperature of device with a DG gate architecture dissipating 2 W was simulated using finite-element analysis software COMSOL multiphysics [21] . The device structure consisted of a 350-μm SiC substrate, a 200-nm AlN nucleation layer, 2-μm GaN channel layer, and 20-nm AlGaN barrier layer. The assigned thermal conductivities were 150-30 W/mK for GaN and AlN layers, respectively. Four DG structures with 1, 2, 4, and 10 active sections (or 0, 1, 3, and 9 inactive sections), denoted 1 × 100 μm 2 , 1 × (2 × 50) μm 2 , 1 × (4 × 25) μm 2 , and 1 × (10 × 10) μm 2 , respectively, were simulated. The heat source was located in the 2-DEG channel at the GaN and AlGaN interface. The total active gate width in each case was 100 μm wide, while each inactive section was 5 μm wide. Fig. 2(a) shows a comparison of the temperature profile across the 1 × 100 μm 2 and 1 × (2 × 50) μm 2 gate geometries. The gate design with one inactive region in the middle of the device width has a lower maximum channel temperature by 10°C. Also, a low-temperature zone in the middle of the active channel is introduced by the inactive region. Further sectioning of the gate finger, e.g., into four 25 μm or and ten 10-μm-wide active gate sections [ Fig. 2(b) ], reduces the maximum channel temperature even further, by over 30°C. Clearly, the relative sizing and the number of active/inactive sections along the width of the gate determine the device operating temperature.
C. Oxygen Plasma Isolation Technique
To implement the proposed structure, we employed an oxygen (O 2 ) planar isolation technique developed in the group for AlGaN/GaN HEMTs to realize the inactive or nonconducting regions [22] . Oxygen plasma ashing is used routinely in semiconductor processing to remove photoresist residues after patterning. We also use it as such in our GaN processing but noticed a drop in current levels between contact pads used to evaluate contact resistances whenever the exposure to the plasma was extended. In the literature, it is known that O 2 plasma can oxidize GaN layers [18] and this has been used to minimize gate leakage currents in AlGaN/GaN HEMTs through oxidation of the barrier layer surface underneath the gate electrode [20] . For our structure (described in Section III), O 2 plasma treatment at 200 W for 7 min can completely deplete the 2-DEG underneath making it nonconducting. However, low RF power ashing up to 80 W from 1 to 2 min was not seen to have a degrading effect of the 2-DEG properties.
To test the effectiveness of the O 2 plasma isolation method, scattering parameter (S-parameter) measurements were performed on two 2000-μm-long coplanar waveguide (CPW) transmission lines fabricated on AlGaN/GaN samples used for device fabrication. One sample was exposed to O 2 plasma prior CPW metallization and the other was not. Forward transmission coefficient (S21) of these two transmission lines are compared to a third CPW transmission line of identical length on a low-loss alumina substrate that was used for vector network analyzer (VNA) system calibration. The measurements are shown in Fig. 3 . Here, one can see that nonisolated CPW line exhibits high losses across the entire measurement frequency range, reaching −50 dB at 67 GHz, whereas the O2 plasma isolated CPW has a loss of only −2 dB (which we attribute to characteristic impedance mismatch from different substrate materials, since the three lines had the same geometry) which is comparable to the line on the calibration substrate. This result shows that O 2 plasma treatment is an effective way of achieving nonconducting regions in AlGaN/GaN material.
The O 2 isolation technique for AlGaN/GaN HEMTs is a simple, effective, and low-cost process. We note that to employ this technique, the process parameters must be adjusted for each specific wafer depending of the barrier layer thickness and its Al mole fraction. Finally, devices isolated using this technique show the same output characteristics after more than a year (when not being in use) showing that this is a stable process.
III. DEVICE FABRICATION
AlGaN/GaN HEMTs were fabricated on a high thermal conductivity 4H-SiC substrate grown by metal organic chemical vapor deposition (MOCVD). The epitaxial structure used here was composed of a thin Al nucleation layer followed by 1.8-μm high resistivity GaN, 200 nm of nonintentionally doped GaN, 20 nm of AlGaN with 25% Al content, and 2 nm of GaN cap layer. Using Hall measurements, it was determined that this structure had a 2-DEG sheet carrier concentration of 1 × 10 13 · cm −2 and electron mobility of 1400 cm 2 /V · s. The source and drain ohmic contacts were obtained by Ti/Al/Ni/Au (30 nm/180 nm/40 nm/100 nm) metal evaporation followed by annealing in a nitrogen atmosphere at 800°C for 30 s. Ohmic contact resistances were measured to be 0.48 · mm. The Schottky gate contact was formed by evaporation of Ni/Au (20 nm/400 nm) metals. Oxygen (O 2 ) plasma treatment was used to isolate the devices and to achieve a striped patterned isolation for heat dissipation along the device width. The O 2 plasma treatment was performed in the BP80 RIE (reactive ion etching) tool with an RF power of 200 W at a pressure of 20 mT. The devices were passivated (30 nm) SiN x deposited using plasma enhanced chemical vapor deposition (PECVD).
Distributed gate and standard HEMT devices with sourcedrain separation of 3.5 μm, gate length of 200 nm, gate pitch of 23.5 and 83.5 μm, and an active device area of 10 × 100 μm 2 were fabricated simultaneously. DG device had a stripe pattern of 5-μm-wide isolated lines and 5-μm active regions along the device width. The source contacts on all devices were connected through metal bridges with 2-μm-thick polyimide layer underneath them for support. Bond pads were fabricated in CPW technology with pitch of 100 μm. Scanning electron microscope (SEM) images of fabricated tenfinger standard and DG HEMTs with gate pitch of 23.5 μm are shown in Fig. 4(a) and (b) , respectively. To have a 1-mm-wide active region when isolated regions of 5 μm are introduced after each 5-μm active region, the total contact area of the device becomes almost two times larger. Standard HEMTs with gate pitch of 83.5 μm were also fabricated so as to compare the effect of DG devices with other means of reducing self-heating such as increasing gate pitch. An SEM micrograph of this is shown in Fig. 4(c) . Closer SEM image of the isolated DG pattern from the top side is shown in Fig. 5 . Here, one can see that the device is indeed planar.
IV. RESULTS AND DISCUSSION
Standard dc current-voltage (I -V ) measurements at room temperature were performed on three 10-finger devices A, B, and C (Fig. 4) . Fig. 6 shows I -V characteristics for DG (device B, gate pitch 23.5 μm) and standard devices (A and C, with 23.5-and 83.5-μm gate pitches, respectively) with active area of 10×100 μm 2 measured continuously from V GS = 0 V to V GS = −5 V with 1-V decrements. In the large gate periphery devices, there is a tradeoff between increasing the total device area and reducing the channel temperature and consequently improving performance. It can be seen that both devices B and C perform better than device A, i.e., have higher saturated current. Here, one can also see that increasing the device width for the 10 × 100 μm 2 device two times by introducing the inactive regions along the channel (device B) reduces the channel temperature more efficiently compared to increasing gate pitch by increasing the length of ohmic contacts four times (devices C), which can be seen as increased saturated current. Note, however, the fact that the saturated output current still reduces with increasing drain bias voltage means that the self-heating is not fully suppressed. Optimization of the active and inactive regions along the gate width is still required to further reduce device self-heating.
All fabricated devices exhibited extremely low gate leakage currents of <0.2 μA/mm at V DS = 0 V and V GS = −20 V, as shown in Fig. 7 . We attribute this to the use of oxygen plasma treatment for creation of the nonconducting regions including device isolation. The planar geometry eliminates electrons tunneling into the channel from the gate through the mesa sidewall, for instance. Also note that there is no degradation in the leakage currents for the DG device compared to the standard devices showing the advantage of this planar device geometry over previous attempts to fabricate DG HEMTs using etched isolation [16] .
DC I -V measurements were also performed on standard HEMT and DG-HEMT with active area of 1 × 100 μm 2 in ambient temperatures from 9 to 300 K and the results are shown in Fig. 8 . The measurements at 9 K show the full potential of the device since the heating effects are minimized. At the ambient temperature of 9 K, both devices exhibit the same amount of saturated output current as expected since they both have the same active area. In Fig. 8 , one can see that as the ambient temperature increases, both devices exhibit knee walkout and the saturated output current decreases due to heating effects. The reduction in the saturated current with increasing ambient temperature is by 6% less for the DG device. There is also a significant difference in the knee voltages between DG and standard devices, as illustrated in Fig. 8 . DG devices exhibit significantly smaller knee walkout reducing knee voltage two times. Knee walkout is generally associated with self-heating and electron trapping in the buffer layer and surface [23] . However, since the devices compared here are made on the same wafer using exactly the same processing steps, we assume that the electron trapping levels in both devices are nominally the same. Indeed pulsed-I -V characterization (not shown here) on the two devices show similar levels of current collapse. We, therefore, attribute the improved performance to the improved heat dissipation in the channel. We think that the peaking of the electric field at the gate edge on the drain side of the DG device is reduced in the inactive regions, leading to an overall reduced electric field intensity in the gate-drain region, which further benefits device performance. We note here though that the larger ten-finger devices (Fig. 6 ) did not exhibit improved knee voltage. The reasons for this are unclear and under investigation. Last but not least, as reported in our earlier work, the device cutoff frequencies are not degraded for the proposed DG devices [17] .
V. CONCLUSION
A novel method of planar distributed channel AlGaN/GaN HEMT device technology was described in this brief. It shows good dc I -V performance including by 14% higher saturated output currents, low gate leakage currents of under 0.2 μA/mm, and knee walkout for the single-finger device reduced by a half at 300 K. This performance could be increased with optimized designs. We attribute the measured higher saturation current levels and reduced knee walkout to the improved heat distribution within the device, while the low leakage current comes from the new planar isolation technique. This new device design and realization approach can enable future high-performance GaN power amplifiers.
